Verification Engineer (Remote)

Added
9 days ago
Type
Contract
Salary
Salary not provided

Related skills

linux test plans verilog systemverilog uvm

๐Ÿ“‹ Description

  • Understand chip and subsystem architecture.
  • Develop, maintain, and extend UVM-based verification environments.
  • Write test plans, test cases, and sequences for block- and chip-level verification.
  • Debug design issues based on architectural specifications.
  • Work with design and architecture teams to meet quality and schedule goals.

๐ŸŽฏ Requirements

  • BSEE/MSEE or equivalent in EE, CS, or related field.
  • Proficient in Verilog/SystemVerilog and UVM.
  • Comfortable working in Linux and with industry-standard EDA tools.
  • Solid grasp of verification methodologies and design processes.
  • Excellent teamwork and communication skills.
  • Experience with functional and code coverage analysis.
Share job

Meet JobCopilot: Your Personal AI Job Hunter

Automatically Apply to Engineering Jobs. Just set your preferences and Job Copilot will do the rest โ€” finding, filtering, and applying while you focus on what matters.

Related Engineering Jobs

See more Engineering jobs โ†’