Related skills
python matlab asic systemverilog uvmπ Description
- Digital ASIC verification at block and system level
- Write and review test plans; develop harnesses and sequences
- Develop SystemVerilog testbench infra (UVM and non-UVM)
- Execute test plans, run regressions, and close coverage
- Automate test case generation using Python and MATLAB
- Contribute to pre-silicon verification, chip bring-up and post-silicon validation
π― Requirements
- Bachelorβs degree in electrical engineering, computer science or computer engineering
- 2+ years of experience with design verification and test bench development
π Benefits
- Stock options and long-term incentives
- Employee Stock Purchase Plan
- Medical, Vision, and Dental coverage
- 401(k) retirement plan
- Short/long-term disability and life insurance
- Paid parental leave and 3+ weeks vacation
Meet JobCopilot: Your Personal AI Job Hunter
Automatically Apply to Engineering Jobs. Just set your
preferences and Job Copilot will do the rest β finding, filtering, and applying while you focus on what matters.
Help us maintain the quality of jobs posted on Empllo!
Is this position not a remote job?
Let us know!