Analyze architectural specifications and define verification requirements.
Develop and maintain UVM-based verification environments.
Create detailed test plans and develop corresponding test cases.
Debug functional issues and contribute to root-cause analysis.
Collaborate closely with design and architecture teams to align milestones and quality metrics.

🎯 Requirements

Bachelor’s or Master’s degree in EE, CS, or related field.
7–10+ years of experience in verification or similar roles.
Strong SystemVerilog and UVM expertise.
Familiarity with Linux and standard EDA tools.
Thorough understanding of the pre-silicon design and verification flow.
Excellent communication, documentation, and teamwork skills.

Apply on employer's website

This employer gathers applications via their own applicant tracking system.

You will be redirected to an external application form.

Share job

Meet JobCopilot: Your Personal AI Job Hunter

Automatically Apply to Engineering Jobs. Just set your preferences and Job Copilot will do the rest — finding, filtering, and applying while you focus on what matters.

Activate JobCopilot